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In this work, we present multi-channel tri-gate AlGaN/GaN metal-oxide-semiconductor high-elec-
tron-mobility transistors (MOSHEMTs) for high-voltage applications. A heterostructure with mul-
tiple AlGaN/GaN layers was used to form five parallel two-dimensional-electron-gas (2DEG)
channels to reduce the ON-resistance (RON), simultaneously modulated by the 3-dimensional tri-
gate electrodes. The tri-gate is a unique technology to control the multi-channels, providing
enhanced electrostatics and device performance, and, in turn, the multi-channels are exceptionally
suited to address the degradation in drain current (ID,max) caused by the tri-gate. With a tri-gate
width (w) of 100 nm, normally-on multi-channel tri-gate transistors presented 3!-higher maximum
drain current (ID,max), 47%-smaller RON, as well as 79%-higher maximum transconductance
(gm,max), as compared to counterpart single-channel devices. Using the channel depletion through
the tri-gate sidewalls, normally-off operation was also achieved by reducing w below the sidewall
depletion width (wdep), resulting in a positive threshold voltage (VTH) of 0.82V at 1 lA/mm. The
devices presented a high breakdown voltage (VBR) of 715V, which reveals a promising future plat-
form for high-voltage low-RON GaN transistors. Published by AIP Publishing.
https://doi.org/10.1063/1.5064407
The exceptional properties of GaN heterostructures have
led to the development of AlGaN/GaN high electron mobility
transistors (HEMTs), demonstrating outstanding potential for
high-voltage applications.1–5 Nevertheless, the performance
of current GaN HEMTs is still far below the prospect prom-
ised by this material. Further improvements require a signifi-
cant reduction in RON, increase in VBR, while maintaining
good performance at high switching frequencies.
Among these factors, RON is intrinsically determined by
the electric conductivity of the two-dimensional-electron-gas
(2DEG) channel at the AlGaN/GaN interface, given by the
product of its sheet carrier concentration (Ns) and mobility (l).
High-Al-content barrier materials have been intensively
explored to increase the Ns, which however results in a reduced
l in addition to a more challenging epitaxial growth.6–9
Moreover, the increased Ns yields a more negative VTH and
makes it much more difficult to achieve normally-off operation.
To address these challenges, we present here multi-channel
tri-gate metal-oxide-semiconductor high-electron-mobility tran-
sistors (MOSHEMTs) [Fig. 1(a)]. This unique architecture
offers smaller RON, due to the large Ns and high l in the multi-
channels,10–12 and superior gate control with the 3-dimensional
tri-gate structure [Fig. 1(b)], integrating multiple parallel transis-
tors in a given footprint for enhanced performance and reduced
substrate cost [Fig. 1(c)]. Here, we demonstrate these devices
[Fig. 1(d)] using a five-channel AlGaN/GaN-on-Si heterostruc-
ture, investigate the impact of tri-gate geometry on the device
performance, and present multi-channel tri-gate devices with
high breakdown voltage and low RON.
FIG. 1. (a) Schematic of the multi-channel tri-gate AlGaN/GaN
MOSHEMT. (b) Cross-sectional schematic of the tri-gate region. The inset
shows the heterostructure forming each of the multi-channels. (c) An
equivalent circuit of the multi-channel tri-gate MOSHEMT, integrating
multiple parallel transistors in a given device footprint for enhanced perfor-
mance and reduced substrate cost. (d) A cross-sectional SEM image of the
tri-gate region, tilted by 52".
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The multi-channel AlGaN/GaN-on-Si heterostructure in
this work consisted of 5 parallel 2DEG channels, formed by
a 10 nm-thick AlGaN barrier, a 1 nm-thick AlN spacer, and a
10 nm-thick GaN channel layers. The barrier layer was par-
tially doped with Si at 5! 1018 cm# 3 [Fig. 1(b)] to enhance
the conductivity of multi-channel AlGaN/GaN heterostruc-
tures, especially with thin AlGaN barrier layers. Hall mea-
surements revealed a small sheet resistance (Rs) of 230X/sq,
Ns of 1.5! 1013 cm# 2, and l of 1820 cm2V# 1 s# 1. A small
effective resistivity (qeff) of 2.4mX cm was obtained, com-
parable to other literature results,13–19 but with a small total
thickness (ttot) and higher l (Fig. 2). Small qeff and high l
are crucial to reduce RON, and a thin ttot facilitates electro-
static gate control and device fabrication (the etching of
high-aspect ratio fins and the formation of electrodes around
them can be challenging).
The device fabrication started with e-beam lithography to
define the fins, which were etched by Ar/Cl2-based inductively
coupled plasma (ICP) with a depth of 200 nm. The fins in the
tri-gate region had different w, spacings (s), filling factors (FF),
and lengths (l), while the fins in ohmic regions had w and s of
500nm to contact the multi-channels. Then, an ohmic stack of
Ti/Al/Ti/Ni/Au was formed in source and drain regions by e-
beam evaporation and a lift-off process, followed by rapid ther-
mal annealing at 800 "C in nitrogen. 25 nm of SiO2 was depos-
ited by atomic layer deposition (ALD) at 300 "C as the gate
dielectric, which was selectively removed by diluted HF (1%)
in ohmic regions to expose the source and drain contacts.
Finally, the gate was formed using Ni/Au. All current values in
this work were normalized by the width of device footprint,
unless specified, and the standard deviation was determined
from measurements of about 12 devices of each type.
Tri-gates are uniquely suited to control the multi-
channels. To illustrate this, we fabricated multi-channel tri-
gate transistors with different w but with a long fixed l of
50 lm, which diminished the impact from access and ohmic
regions on the extracted device characteristics. Here, the ID
and gm were normalized by the total width of the long fins,
which in this case dominated the device characteristics.
More details about these devices can be found in the caption
of Fig. 3 as well as Table I. The MOS channels at trenches
were not considered since the measurements were conducted
with VG below the VTH of the MOS channel, which was
$ 2V for our oxides and fabrication process,22 and the con-
ductivity of the MOS channel is much smaller than that of
the 2DEG channels.22
Figure 3(a) shows the impact of reducing w on the transfer
characteristics of the devices. Conventional planar gates are not
suited to electrostatically control the multi-channel structure,
which is indicated by their large VTH of # 22.36 0.2 V (at 1
lA/mm), poor subthreshold swing (SS) of 1676 16mV/dec,
and small gm,max of 1.636 0.04 mS/mm. The large jVTHj is
caused by the large gate-to-channel distance and the screening
effect that shields a lower channel from the gate control unless
its upper channel is depleted. The small gm,max and the large SS
indicate that control of the multi-channels is not simultaneous.
The tri-gate addresses this issue by providing additional elec-
trostatic control from its sidewall portions, which can be
FIG. 2. Comparison of multi-channel structures in this work with literature
results. The ttot refers to the total thickness of the multi-channel structure.
For a fair comparison, multi-channel structures with unspecified Rs were not
included.20,21
FIG. 3. (a) Transfer characteristics of multi-channel tri-gate MOSHEMTs
with different w from 60lm (planar) to 40 nm, measured at VD ¼ 0.5 V.
Width dependence of (b) SS and Vth (at 1 lA/mm), (c) gm,max and gm FWHM,
(d) CG and Ns, and (e) RON&QG (QG refers to gate charge) and gm,max/CG val-
ues. The inset in (c) shows normalized gm-VG plots of devices with w of
40 nm and 300 nm. The RON, CG, and QG were extracted at VG ¼ 2 V, Ns was
extracted at VG ¼ 0 V, and the gm,max was the maximum value of the gm-VG
characteristics, regardless of the several gm peaks in transistors with
w> 200 nm. The CG and Ns were normalized by the top surface area of the
fins. The length of the gate electrode here (LG) was 51lm, covering the fins
and extending 0.5lm towards the source and drain. The gate-to-source (LGS)
and gate-to-drain (LGD) lengths were 1.5lm.
242102-2 Ma et al. Appl. Phys. Lett. 113, 242102 (2018)
enhanced by reducing w,23–25 leading to much improved VTH
and SS [Fig. 3(b)]. At w of 40nm, the channel control is domi-
nated by the sidewalls over the top gate, resulting in small VTH
of # 0.086 0.04 V and improved SS of 1016 12mV/dec. The
multi-channels are also modulated simultaneously by the tri-
gate, as revealed by the gm–VG characteristics [Fig. 3(c)]. In
transistors with planar gates or wide tri-gates (w> 200 nm), the
gm shows clearly five separate peaks, caused by the successive
turn on of each of the five channels [inset in Fig. 3(c)]. By
reducing w, these peaks merge and their full width at half maxi-
mum (FWHM) is reduced, forming finally a single sharp peak
at w of 40nm with high gm,max of 29.56 3.6 mS/mm. This is
because the VTH of each parallel channel is mainly determined
by the sidewall control. Thus all channels turn on simulta-
neously. The enhanced electrostatic control is due to the
increased gate capacitance (CG) and reduced Ns with narrowing
tri-gates [Fig. 3(d)]. Such an increase in CG does not necessar-
ily degrade the transistor frequency performance. An optimized
w of 100nm for multi-channel tri-gate devices led to similar
RON&QG product (15.66 0.05X nC) and twice the gm,max/CG
value (32.16 0.3MHz) as compared with planar-gate devices
(16.26 1.77X nC and 16.16 0.04MHz), suggesting an
enhanced frequency performance [Fig. 3(e)].
While tri-gates are uniquely adapted to control the
multi-channels, the multi-channel structure is exceptionally
suited to address the degraded ID,max caused by the tri-gate.
As shown in Fig. 4(a), ID,max was greatly reduced by 17% in
single-channel devices even at a large w of 1 lm, and such
reduction further increased to 41% as w was reduced to
100 nm. In contrast, the ID,max in multi-channel devices
reduced only by 6% at w of 1 lm, and remained constant
until w of 150 nm. At w of 100 nm, the reduction in the
ID,max in multi-channel devices was as small as 12%, much
smaller than that in single-channel devices. This is because
the multi-channel structure mitigates greatly the electron-
electron and sidewall scatterings in tri-gate (MOS)HEMTs.
In single-channel devices, electrons populate only one
channel, resulting in a high electron density. In addition to a
more pronounced electron-electron scattering, this reduces
the effective distance between electrons and sidewalls, caus-
ing more sidewall scattering. Hence, ID,max degrades rapidly
with narrower fins. The multi-channel structure addresses
this issue by better distributing electrons in multiple parallel
channels, instead of only one, reducing the carrier density
per channel and the effective distance between electrons and
sidewalls, and thus mitigating the degradation and width-
dependence of ID,max. This explanation is further supported
by the dependence of ID,max on l [Fig. 4(b)]. Single-channel
devices presented much larger and quicker degradation in
TABLE I. Tri-gate geometry and device characteristics for the 50 lm-long multi-channel tri-gate transistors presented in Fig. 3. The Ns here was normalized
by the top surface area of the fins.
w
(nm)
s
(nm)
FF
(%)
l
(lm)
Number
of fins
Total width
of fins (lm)
VTH
@ ID ¼ 1 lA/mm
(V)
SS
@VD ¼ 0.5 V
(mV/dec)
gm,max
@VD ¼ 0.5 V
(lS)
RON
@ VG ¼ 2 V
(X)
CG
@ VG ¼ 2 V
(pF)
Q
@ VG ¼ 2 V
(pC)
Ns
@ VG ¼ 0 V
(1013 cm# 2)
40 160 20 50 300 12 # 0.086 0.04 1016 12 3546 43 12126 134 17.26 0.23 20.36 0.6 0.056 0.01
50 150 25 50 300 15 # 0.426 0.04 93.76 10 4086 40 9296 60 16.76 1.2 22.26 1.8 0.126 0.02
60 140 30 50 300 18 # 0.786 0.04 90.06 11 4436 16 7696 47 16.66 0.84 24.66 1.7 0.196 0.02
70 130 35 50 300 21 # 1.146 0.05 89.46 5.3 4426 27 6646 19 15.96 1.1 26.56 1.5 0.276 0.03
100 100 50 50 300 30 # 2.376 0.09 86.06 9.2 4306 41 4876 13 13.46 0.69 32.06 1.3 0.456 0.02
150 150 50 50 200 30 # 4.286 0.14 94.56 7.6 3016 33 4876 8.4 13.46 0.32 32.96 0.7 0.586 0.01
200 200 50 50 150 30 # 6.086 0.12 1066 19 2646 24 4866 11 12.26 0.18 32.76 0.4 0.666 0.01
250 250 50 50 120 30 # 7.526 0.15 1066 9.1 2006 25 4896 8.2 11.16 0.59 32.46 0.6 0.726 0.01
300 300 50 50 100 30 # 8.696 0.14 1096 14 1536 15 4996 21 10.66 0.28 32.26 0.9 0.756 0.01
400 400 50 50 75 30 # 10.56 0.13 1116 19 1306 12 4836 8.1 9.596 0.34 31.86 0.7 0.816 0.01
500 500 50 50 60 30 # 11.76 0.18 1026 11 1166 9.6 4736 13 9.036 0.48 32.06 0.6 0.856 0.01
600 600 50 50 50 30 # 12.76 0.17 1186 15 1076 11 4706 7.3 8.766 0.33 32.06 0.9 0.876 0.01
750 750 50 50 40 30 # 13.86 0.13 1196 17 99.36 7.5 4636 15 8.486 0.15 32.36 0.6 0.906 0.01
1000 1000 50 50 30 30 # 14.96 0.20 1256 15 92.26 5.8 4496 8.6 7.786 0.66 32.26 0.6 0.936 0.01
2500 2500 50 50 12 30 # 17.56 0.24 1496 14 85.16 8.1 4306 11 6.846 0.80 32.96 0.6 1.016 0.01
Planar 0 100 51 1 60 # 22.36 0.20 1676 16 81.36 2.0 2396 26 6.066 0.12 67.86 0.6 1.146 0.01
FIG. 4. Dependence of ID,max on (a) w and (b) l in single- and multi-channel
tri-gate MOSHEMTs, all measured at VG ¼ 5 V and normalized by the width
of device footprint. These devices had different w in their tri-gate regions,
while sharing the same FF of 0.5 and l of 700 nm. The single-channel devi-
ces in (b) had FF of 0.64. The distance between source and drain electrodes
(LSD) was 14lm.
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ID,max as l was increased, than in multi-channel devices, indi-
cating the higher electron velocity in multi-channel devices
due to the reduced scattering.
Based on these optimizations, we designed multi-
channel tri-gate GaN MOSHEMTs for high voltage applica-
tions. The LGD was 10lm to sustain high voltages, and l was
700 nm to decrease the area of etched regions on the 2DEG
and reduce RON. The fins were 100 nm-wide, along with s of
100 nm and FF of 50%. The gate metal was 2.5 lm long,
covering all the fins, and extended 0.5 lm and 1.3 lm
towards the source and drain electrodes, respectively.
Single-channel planar-gate and tri-gate GaN MOSHEMTs
with similar dimensions were taken as the reference, based
on a 20 nm-thick Al0.25GaN barrier layer, which is a typical
structure used for GaN power transistors.
The multi-channel tri-gate transistors presented signifi-
cantly enhanced performance as compared with conventional
single-channel tri-gate transistors. As shown in Fig. 5(a), the
multi-channel tri-gate architecture reduced the RON from
11.2 X&mm to 6.0 X&mm, and greatly increased the ID,max by
more than 3.1-fold, from 252mA/mm to 797mA/mm [all
these measurements for both kinds of devices were normal-
ized by the width of device footprint (60lm)]. These results
are remarkable since they indicate that the multi-channel tri-
gate technology can lower the conduction losses of the tran-
sistor for a given device footprint, or equivalently, deliver a
given current rating in a smaller device footprint, both of
which are highly beneficial for efficient power transistors.
In addition, the multi-channel tri-gate architecture also
addresses the degradation in ON-state performance in single-
channel tri-gate transistors [Fig. 5(a)], such as the large RON
and significantly diminished ID,max as compared to planar-
gate transistors, which is mainly due to narrower effective
channels, strain relaxation, and additional spreading resis-
tance.26–28 The multi-channel tri-gate architecture over-
comes these issues thanks to the highly conductive parallel
multi-channels with fewer carriers per channel. Compared
with single-channel planar-gate transistors, RON was reduced
by 38% and ID,max was increased by 41% in the multi-
channel tri-gate transistor, despite the 50% reduction in the
effective channel width (FF ¼ 50%).
The multi-channel tri-gate improves not only the output
characteristics but also the transfer characteristics of the devi-
ces [Fig. 5(b)]. Compared to single-channel planar-gate devi-
ces, the VTH in the multi-channel tri-gate transistor was
reduced from # 7.6V to # 3.6V, and gm,max was enhanced by
2.4-fold, from 66.1 mS/mm to 156.6 mS/mm in the multi-
channel tri-gate devices. The ON-state drain current (ION)
was increased and the OFF-state (IOFF) was diminished,
resulting in a higher on/off ratio over 1010.
The multi-channel tri-gate architecture also provides a
promising platform to achieve normally-off operation [Fig.
5(c)]. While typical methods developed for normally-off
single-channel GaN transistors such as gate recess29 or p-
GaN30 may not deplete all embedded channels, the tri-gate
offers a unique opportunity to use the sidewall-depletion
effect31 to deplete the multi-channels and achieve normally-
off operation. The sidewall-depletion effect originates from
surfaces states at fin sidewalls, the large work function of the
gate metals, and the elastic deformation of the fins that
causes more strain relaxation in the AlGaN/GaN heterostruc-
ture near the sidewalls, depleting the 2DEG in a certain
width from the two sidewalls towards the center of the fin.
When w is equal to or smaller than the (wdep), 2DEG in the
multi-channel fins will be depleted and normally-off opera-
tion can thus be achieved. As shown in Fig. 5(c), by reducing
w to 20 nm (s ¼ 180 nm), the 2DEG in the multi-channel fins
was depleted and a positive VTH of 0.82V at 1 lA/mm was,
along with IOFF of only 12 pA/mm at VG ¼ 0V, indicating
excellent normally-off behavior. In addition, in this work we
found that the wdep was 20 nm and 24 nm for l of 700 nm and
1.5 lm, respectively [inset in Fig. 5(c)], which agrees well
with other reports in the literature.32 The larger wdep for l of
1.5 lm is likely due to the greater strain relaxation within
longer fins.
Despite the 3D nature of tri-gates, which leads to an
increased surface area compared to conventional planar
gates, the multi-channel tri-gate transistors showed very
small gate leakage current of only about 0.2 nA/mm even at
a high drain bias of 700V when the transistors were in OFF
state [Fig. 5(d)]. The devices presented a high hard break-
down (VBR) of 715V, indicating the potential of the pro-
posed technology for high-voltage applications.
In conclusion, we demonstrated high-voltage multi-
channel tri-gate GaN MOSHEMTs in this work, based on a
unique combination of multi-channel AlGaN/GaN hetero-
structures and tri-gate electrodes. A significant reduction in
RON and enhancement of gm,max were demonstrated in
normally-on devices. Normally-off operation was also
achieved by sidewall-depletion effect, presenting a positive
VTH of 0.82V at 1 lA/mm and a high VBR of 715V. These
results unveil a promising pathway for future efficient GaN
power transistors with much reduced RON.
FIG. 5. (a) Output characteristics at VG ¼ 5 V and (b) transfer characteristics
at VD ¼ 5 V of the transistors, normalized by the width of device footprint.
The w and FF in single-channel tri-gate and multi-channel tri-gate transistors
were 100 nm and 50%, respectively. (c) Transfer characteristics of multi-
channel tri-gate transistors with w of 20 nm and FF of 10% at VD ¼ 5 V. (d)
Typical OFF-state breakdown characteristics of the multi-channel tri-gate
transistors measured with floating substrate. The inset in (c) shows the depen-
dence of VTH (at 1 lA/mm) in multi-channel tri-gate transistors on w and l.
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